31 Jul '13, 9pm

AldecがNECの高位合成ツール「CyberWorkBench」の販売代理店に #SEMI #EDA #Aldec

Henderson, NV – July 31, 2013 – Aldec, Inc. , a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, today unveils a new partnership with NEC Corporation, Japan. Under the terms of the agreement, Aldec has acquired distributorship rights for CyberWorkBench®, a well-established High Level Synthesis solution. “Aldec has been a trusted name in the EDA industry for 30 years. Combining high level synthesis technology from NEC with Aldec’s verification ecosystem provides designers a full solution for SoC design and validation.” said Kazutoshi Wakabayashi, Senior Expert, Embedded System Solutions Business Center and Green Platform Research Laboratories, NEC. While traditional hardware design involves RTL development and debugging, the increase in the complexity of today’s designs render the traditional approach too tim...

Full article: http://www.aldec.com/jp/company/news/2013-07-31/199

Tweets

EDA in the 1980s – the “Dazzling Decade” of Ele...

cadence.com 01 Aug '13, 1pm

Chip designers began the move from gate-level schematics to RTL hardware description languages . The Verilog language and ...